

# AC performance tunability of flexible bottom gate InGaZnO TFTs by an additional top gate contact

Federica Catania, Niloofar Saeedzadeh Khaanghah, Dianne Corsino, Hugo de Souza Oliveira, Alejandro Carrasco-Pena, Koichi Ishida, Tilo Meister, *Member, IEEE*, Frank Ellinger, *Senior Member, IEEE*, Giuseppe Cantarella, *Member, IEEE*, and Niko Münzenrieder, *Senior Member, IEEE*

**Abstract**—This study explores the performance tuning of flexible InGaZnO TFTs using a double gate configuration. DC analysis on individually controllable double gate TFTs highlights that the bottom gate biasing is highly effective in facilitating efficient switching of the devices, whereas the top gate biasing allows for controlling their performance. This is demonstrated for the AC response of the devices with different channel lengths showing the tunability of  $f_T$  and  $f_{MAX}$  with a maximum relative tuning up to 130 % for  $f_T$  and 170 % for  $f_{MAX}$ . A more efficient control is observed for longer TFTs, resulting in increased characteristics frequency up to 50 %. Furthermore, the effect of the performance tunability is also reported even when the double gate TFTs are exposed to tensile strain induced by a bending radius of 2 mm. These findings indicate new possibilities towards the design of flexible analog systems with dynamically adjustable performance.

**Index Terms**—Flexible electronics, InGaZnO, Thin-Film Transistors, Transit frequency, Double-gate TFTs

## I. INTRODUCTION

THIN-film electronics on unconventional substrates can be flexible, stretchable, transparent, and/or lightweight [1], [2]. Such properties promise the realization of new applications ranging from smart textiles [3] to unobtrusive biocompatible sensor tags [4]. However, the performance of flexible electronic devices can not yet meet the requirements of most of these systems. In particular, thin-film transistors (TFTs) for sensor readout systems have to be reliable, compatible with large-area manufacturing systems, and fast enough to realize analog circuits for conditioning amplifiers and communication circuitry. A common metric to rate the AC performance of

Submitted for review xxxxxx 2023. This work was partially funded by the Autonomous Province of Bozen-Bolzano-South Tyrol's European Regional Development Fund (ERDF) Program: project code EFRE/FESR 1140-PhyLab, the Autonomous Province of Bozen-Bolzano/South Tyrol through the International Joint Cooperation South Tyrol-Switzerland SNF (FLEXIBOTS, grant n.: 2/34), and in part by Deutsche Forschungsgemeinschaft (DFG) FFlexCom Initiative, Germany, through the Project WISDOM II under Grant 271795180.

K. Ishida, T. Meister, and F. Ellinger are with the Chair of Circuit Design and Network Theory, Technische Universität Dresden (TU Dresden), 01069 Dresden, Germany

G. Cantarella is with the University of Modena and Reggio Emilia, 41121 Modena, Italy.

F. Catania, N. Saeedzadeh Khaanghah, D. Corsino, H. de Souza Oliveira, A. Carrasco-Pena and N. Münzenrieder are with the Faculty of Engineering, Free University of Bozen-Bolzano, 39100 Bozen-Bolzano, Italy (email- fecatania@unibz.it, niko.muenzenrieder@unibz.it).




Fig. 1. Flexible IGZO double gate TFTs: a) Device structure. b) Device micrograph.

TFTs is their transit frequency  $f_T$ . While there are examples of flexible nanoscale TFTs with transit frequencies above 10 GHz, these devices normally utilize non-scalable fabrication techniques, such as electron beam lithography [5], or exotic semiconductors, such as MoS<sub>2</sub> [6].

A promising TFT technology for the realization of flexible analog circuits are transistors based on amorphous InGaZnO (IGZO) as they combine large-area and low-temperature manufacturability with excellent electrical and mechanical properties [7], [8]. Besides the choice of materials, the geometry of TFTs has a significant influence on their AC performance. The obvious approach is to use short channels to increase transconductance and  $f_T$  [9]. However, TFTs fabricated on flexible free-standing substrates suffer from misalignment issues and parasitic capacities caused by overlapping due to substrate deformation during the fabrication process, which are more relevant for small devices, i.e., short channel TFTs [10]. Nevertheless, also the use of multi-gate structures has been proven to be useful in improving the performance of flexible oxide-based devices and circuits. Additional gates in TFTs can modulate the threshold voltage [11], [12], enable unipolar circuits with CMOS-like operation principles [13], improve the electrical stability of transistors [14], reduce mechanical strain [15], be used for sensing applications [16], influence the noise performance [17], and also increase their on/off ratio and

effective mobility [18]. However, the AC performance of such devices has not been sufficiently investigated. So far it has only been shown that double gate TFTs with connected top- and bottom-gates (resembling a single gate all around) exhibit an improved  $f_T$  compared to standard bottom gate TFTs [19]. Here, the influence of an individually controllable top gate on the AC performance of bottom gate TFTs is presented. The devices are shown in Fig. 1 and are used to evaluate the new concept of dynamically tuning the transit frequency of flexible double gate IGZO TFTs.

## II. DEVICE STRUCTURE AND FABRICATION

All devices were manufactured on free-standing  $7.4\text{ cm} \times 7.4\text{ cm}$  large and  $50\text{ }\mu\text{m}$  thick polyimide foil utilizing a three metal layer process optimized for the realization of flexible integrated circuits [20]. The TFTs utilize a Ground-Signal-Ground pad layout to enable reliable AC measurements.

Fig. 1a illustrates the layer structure and materials used. The fabrication never exceeds a temperature of  $150^\circ\text{C}$ , and is based on standard UV lithography. It started with the encapsulation of the polyimide substrate with  $50\text{ nm}$  PECVD grown  $\text{SiN}_x$ . Next,  $35\text{ nm}$  Ti were evaporated and structured into bottom gates. These gates were insulated by  $25\text{ nm}$  thick  $\text{Al}_2\text{O}_3$  (ALD) [21]. Then,  $15\text{ nm}$  of IGZO were RF sputtered from a ceramic  $\text{InGaZnO}_4$  target and both layers were individually structured by wet etching. Next, the source and drain contacts were formed by evaporated and structured  $10\text{ nm}$  Ti +  $60\text{ nm}$  Au.  $80\text{ nm}$  thick  $\text{Al}_2\text{O}_3$  was grown by ALD and structured simultaneously to act as a passivation and top gate insulating layer. Finally,  $10\text{ nm}$  Ti +  $100\text{ nm}$  Au were evaporated and structured by lift-off to form the top gate contact having the same gate-to-source/drain overlap as the bottom gate contact. Fig. 1b shows a micrograph of a fully processed double gate TFT.

## III. RESULTS AND DISCUSSION

The TFTs were characterized under ambient conditions using a Keysight B1500A parameter analyzer to measure their DC performance and provide bias voltages, and a two-port Keysight E5061B ENA vector network analyzer to quantify the AC properties.

### A. DC performance

A full set of representative (1 out of 57 measurements) DC characteristics for a double gate TFT with a channel length over width ratio of  $50\text{ }\mu\text{m}/50\text{ }\mu\text{m}$  is shown in Fig. 2. The TFT was measured in both bottom gate and top gate operation (Fig. 2a), by always applying a DC voltage on the second gate to tune the performance. The electrical parameters, extracted using the Shichman-Hodges model [22], exhibited effective mobility, on-off current ratio, and subthreshold swing values up to  $16.6\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ ,  $1 \times 10^8$ , and  $120\text{ mVdec}^{-1}$ , while the gate leakage current stayed below  $10^{-10}\text{ A}$  for all measurements. Capacitance measurements for both the top gate and bottom gate operation of the TFT are shown in Fig. 2b. The frequency dependency of the capacitance is typical for TFTs with comparable geometry and linked to the fact that charges





Fig. 2. Double gate TFT DC performance: a) TFT transfer characteristics dependency on top- and bottom-gate voltage. b) Comparison of top- and bottom-gate capacitance (all other contacts grounded). c) Threshold voltage variation caused by the top and bottom gate. d) Representative bottom gate output characteristics for different top gate voltages. e) Variation of the threshold voltage and transconductance for bottom- and top-gate operation. All voltages are measured relative to the grounded source contact.

cannot be efficiently injected into the semiconductor layer at high frequencies [23]. The graph shows that the difference in gate capacitances for the two gates is mainly related to the difference in the gate insulator layer thickness of the bottom and the top gate ( $25\text{ nm}$  and  $80\text{ nm}$ , respectively), but can also be influenced by the unavoidable annealing treatment of the bottom gate insulator layer during the top gate layer growing.. While the capacitance of the bottom gate reaches values of  $4.1\text{ mF m}^{-2}$  (calculated considering the size of the gate, the overlaps, and the semiconductor island size), the corresponding value for the top gate is only  $1.4\text{ mF m}^{-2}$ . These results




**Fig. 3.** AC measurements of flexible double gate TFTs: a) contacted double gate TFT with  $5\mu\text{m}$  channel length. b)-d) Absolute value of current gain ( $h_{21}$ ), maximum stable gain (MSG), and unilateral gain (UG) extracted from S-parameters. All parameters are measured at bias voltages of  $V_{DS}=V_{GS(\text{bottom})}=2\text{ V}$ ,  $3\text{ V}$ , and  $4\text{ V}$ , and top gate voltages  $V_{GS(\text{top})}$  between  $-5\text{ V}$  and  $5\text{ V}$ .

highlight that the electrostatic control of the bottom gate over the channel is dominant. Hence the bottom gate can be used to efficiently switch the TFT, while the weaker coupling of the top gate is suitable to tune the threshold voltage of the TFT. This is illustrated in the TFT transfer characteristics in Fig. 2c, showing that the dominant bottom gate is always able to control the TFT while the top gate voltage between  $-5\text{ V}$  and  $5\text{ V}$  can shift the effective threshold voltage from  $2.6\text{ V}$  and  $-0.5\text{ V}$ . In the case of top gate operation the TFT can only be turned on for bottom gate voltages above  $-1.5\text{ V}$ , and at the same time remains mostly on for all bottom gate voltages above  $2.5\text{ V}$ . Consequently, the top gate should only be used to adjust the TFT performance for bottom gate operation. To complete the TFT DC characterization, Fig. 2d displays a selection of representative output characteristic plots showing the TFT under bottom gate operation measured at various static top gate voltages. The measurements are in line with the shown transfer characteristics and illustrate the saturation behaviour of the device. Finally, a direct comparison of the performance parameters of the same transistor for top and bottom gate operation is given in Fig. 2e. The graph displays a close-to-linear tunability of the threshold voltage, and also the significantly higher maximum transconductance  $g_m$  of the TFT when operated using the bottom gate. At the same time, it shows that  $g_m$  can be adjusted to any value between  $21.6\mu\text{S}$  and  $27.9\mu\text{S}$ , which is crucial when the AC performance of the device is tuned by the top gate voltage.

### B. AC performance

AC characterization of DG TFTs was carried out by using two GSG probes to contact the drain and the bottom gate pads, and an additional DC probe to set the bias voltage on



**Fig. 4.** Top gate voltage dependency of TFTs AC performance: a) Transit frequency and (b) maximum oscillation frequency of a  $5\mu\text{m}$  long TFT for different bias voltages and top gate voltages. c) and (d) same measurements for a  $7\mu\text{m}$  long TFT. e) and (f) corresponding measurements for a  $12\mu\text{m}$  long TFT. g) and (h) relative tunability of the transit frequency and maximum oscillation frequency at top gate voltages between  $-5\text{ V}$  and  $5\text{ V}$  for TFTs with channel lengths of  $5\mu\text{m}$ ,  $7\mu\text{m}$ , and  $12\mu\text{m}$ .

the top gate. This setup allowed for measuring the scattering parameters at different bias points of the top gate as shown in Fig. 3a. TFTs with channel length  $L_{CH}$  of  $5\mu\text{m}$ ,  $7\mu\text{m}$  and  $12\mu\text{m}$  were measured. The two shorter TFTs were characterized for bias voltages of  $V_{DS}=V_{GS(\text{bottom})}=2\text{ V}$ ,  $3\text{ V}$ , and  $4\text{ V}$ , whereas the  $12\mu\text{m}$ -long TFT was characterized for bias voltages of  $V_{DS}=V_{GS(\text{bottom})}=3\text{ V}$ ,  $4\text{ V}$ , and  $5\text{ V}$ . For all the measurements, the applied top gate voltage  $V_{GS(\text{top})}$  was between  $-5\text{ V}$  and  $5\text{ V}$ . The acquired S-parameters were used to calculate the frequency-dependent absolute value of the current gain  $h_{21}$ , the maximum stable gain MSG, and the unilateral gain UG [24]. Representative results for a  $5\mu\text{m}$ -long TFT are shown in Figs. 3b, 3c and 3d, respectively. Based on



$h_{21}$ , MSG, and UG the transit frequency  $f_T$  (defined as the unity current gain frequency), as well as  $f_{MAX}$  (either defined as the unity gain frequency of MGS or GU) of the TFTs were extracted. These frequencies quantify the maximum frequency up to which the device can provide current and power gain. The resulting values for  $f_T$  and  $f_{MAX}$ , extracted for different channel lengths and bias voltages, are plotted in Fig. 4. As expected  $f_{MAX}$  is constantly higher than  $f_T$  [25], and both values strongly depend on the channel length of the TFTs. Furthermore, the measurement shows that top gate biasing can actually tune the AC performance of the flexible TFTs as  $f_T$  and  $f_{MAX}$  reduced when top gate voltages went from higher to lower values. This is consistent with the modulation of the transconductance of the devices by the top gate voltage. Additionally,  $f_T$  and  $f_{MAX}$  values at positive top gate bias voltages are higher than those at 0 V, suggesting that better AC performance can be achieved than that of comparable bottom-gate TFTs. The consistent initial rise followed by a decline in all  $f_{MAX}$  values indicates that higher voltage can push the short-channel devices out of their optimal saturation regime, worsening the well-known challenge of misalignment in short devices which reduces their output resistance and hence affects their frequency performance. This observation suggests that AC performance tuning is generally more efficient for longer TFTs, showing an increase of  $f_T$  as well as  $f_{MAX}$  by around 50%. This is explained by the fact that longer TFTs are relatively less affected by misalignment than shorter TFTs, and the longer channel length still ensures that the two gates overlap over most of the channel area, even when not fully aligned, allowing the control of the device and its performance tunability. A comparison of the impact of the top gate voltage on TFTs in relationship with their different channel lengths is reported in Fig. 4g and 4h, respectively, showing a maximum tunability of  $f_T$  and  $f_{MAX}$  for each bias point up to  $\approx 130\%$  for  $f_T$  and  $\approx 170\%$  for  $f_{MAX}$  compared to the frequencies values obtained at  $V_{GS(top)}$  of 0 V. The graphs also display a different effect of the top gate biasing with the channel length. Fig. 4g shows a consistent variation of  $f_T$  for each channel length due to the transconductance variation with the top gate biasing. On the other hand, Fig. 4h displays an outlier for the shortest TFT at the lower bias because of the dependence of  $f_{MAX}$  from both the transconductance and the output resistance (not affecting the  $f_T$ ) [10], [26], which is higher at lower bias voltage and quickly drops down at higher bias voltage (device entering in saturation region). The combination of both the effect of the top biasing and the misalignment with the channel length enables the use of longer TFTs, easier to fabricate than shorter ones, for high-frequency and analog applications.


Additionally, it is worth mentioning that the top gate voltage also influences the static power consumption of the TFTs, as evident from Fig. 2. Consequently, the additional degree of freedom provided by the top gate contact enables the dynamic tuning of the performance of TFTs for analog circuits while optimizing energy consumption and bandwidth.

### C. Flexibility

While the influence of bending on the DC and AC performance of flexible IGZO TFTs has been investigated in the past [27], the flexibility of double gate TFTs was explored in the DC domain [12], [18], [28], or for TFTs with connected top- and bottom-gates [19]. Therefore, it is important to ensure that the described tunable devices stay functional when exposed to mechanical strain. Fig. 5a shows the device when bent as well as representative measurements of the current gain (Fig. 5b) and the maximum stable gain (Fig. 5c) of a double gate TFT while flat and bent. The measurement demonstrates that the TFTs stay fully functional when bent to a radius of 2 mm. This deformation corresponds to a tensile mechanical strain of  $\approx 1.25\%$  parallel to the channel [29]. Traditionally, TFTs with similar layer structures can withstand a comparable bending radius of 1.7 mm [30] [9]. The flexibility test was done for different bending radii of 12 mm, 8 mm, 5 mm, 4 mm, 2 mm, and 1.5 mm. The device, however, failed to function at a 1.5 mm bend radius due to an excessive tensile strain. The individual current gain measurements of the DG TFT are shown in Fig. 5d. The plots show measurements for  $V_{DS}=V_{GS(bottom)}=4$  V, and top gate voltages  $V_{GS(top)}$  of  $-5$  V, 0 V and 5 V. The extracted values for  $f_T$  and  $f_{MAX}$  visualized in Fig. 5d confirm the nearly negligible influence of mechanical strain on the frequency performance of flexible IGZO TFTs specifically at smaller tensile strains which was known from previous investigations [30]. This exemplifies that the tunability of the double gate is not negatively impacted by bending. Strain changes the maximum relative  $f_T$  tuning range from  $\approx 143\%$  to  $\approx 60\%$ , and the maximum relative  $f_{MAX}$  tuning range from  $\approx 117\%$  to  $\approx 64\%$ . In all cases, the positive effect of the top gate biasing is illustrated by the fact that the cutoff frequencies demonstrated at  $V_{GS(top)}=5$  V exceed the values obtained without or negative top gate bias voltage.

## IV. CONCLUSION

The implementation of a double gate configuration for tuning the performance of flexible IGZO TFTs is presented. The top gate bias control over the TFTs performance is already suggested from the DC characterization and further demonstrated with the analysis of the frequency response. A maximum relative tuning up to 130% for  $f_T$  and 170% for  $f_{MAX}$  is obtained by applying a static voltage to the top gate from  $-5$  V to 5 V. This proves that the AC performance of IGZO TFTs can be controlled by using the top gate contact compared to bottom gate TFTs performance, i.e., top gate voltage equals 0 V. The tunability of the AC performance is guaranteed even when the devices are bent to a radius of 2 mm. Furthermore, the performance control by top-gate biasing is more effective on longer TFTs and affected by relatively less misalignment between the top and the bottom gate, resulting in an increase of the characteristics frequencies of about 50%. The results showcase the double gate configuration as a suitable design for controlling the AC performance of IGZO TFTs and indicate new possibilities concerning the realization of flexible analog circuits.



**Fig. 5.** Bendability: a) Photograph of bent and contacted flexible double gate TFTs at different bending radii: 12 mm, 8 mm, 5 mm, 4 mm, and 2 mm. b) Absolute value of the current gain, and c) maximum stable gain of a flexible double gate TFT while flat and bent to a tensile radius of 12 mm. The device was measured for  $V_{DS}=V_{GS(bottom)}=4\text{ V}$ , and top gate voltages  $V_{GS(top)}$  of  $-5\text{ V}$ ,  $0\text{ V}$  and  $5\text{ V}$ . d) Absolute value of the current gain of the double gate TFT at tensile radius of 12 mm, 8 mm, 5 mm, and 4 mm. e) Resulting transit frequencies and maximum oscillation frequencies versus strain (radii: 12 mm, 8 mm, 5 mm, 4 mm, and 2 mm).

## REFERENCES

- [1] A. Nathan, A. Ahnood, M. T. Cole, S. Lee, Y. Suzuki, P. Hiralal, F. Bonaccorso, T. Hasan, L. Garcia-Gancedo, A. Dyadyusha et al., "Flexible electronics: the next ubiquitous platform," *Proceedings of the IEEE*, vol. 100, no. Special Centennial Issue, pp. 1486–1517, 2012. [Online]. Available: 10.1109/JPROC.2012.2190168
- [2] L. Petti, N. MüNZenrieder, C. Vogt, H. Faber, L. Büthe, G. Cantarella, F. Bottacchi, T. D. Anthopoulos, and G. Tröster, "Metal oxide semiconductor thin-film transistors for flexible electronics," *Applied Physics Reviews*, vol. 3, no. 2, p. 021303, 2016. [Online]. Available: 10.1063/1.4953034
- [3] K.-J. Baeg and J. Lee, "Flexible electronic systems on plastic substrates and textiles for smart wearable technologies," *Advanced Materials Technologies*, vol. 5, no. 7, p. 2000071, 2020. [Online]. Available: 10.1021/acsnano.2c12606
- [4] Y. Luo, M. R. Abidian, J.-H. Ahn, D. Akinwande, A. M. Andrews, M. Antonietti, Z. Bao, M. Berggren, C. A. Berkey, C. J. Bettinger et al.,

- "Technology roadmap for flexible sensors," *ACS nano*, vol. 17, no. 6, pp. 5211–5295, 2023.
- [5] Q. Hu, S. Zhu, C. Gu, S. Liu, M. Zeng, and Y. Wu, "Ultrashort 15-nm flexible radio frequency ito transistors enduring mechanical and temperature stress," *Science Advances*, vol. 8, no. 51, p. eade4075, 2022. [Online]. Available: 10.1126/sciadv.ade4075
- [6] H.-Y. Chang, M. N. Yogeesh, R. Ghosh, A. Rai, A. Sanne, S. Yang, N. Lu, S. K. Banerjee, and D. Akinwande, "Large-area monolayer mos2 for flexible low-power rf nanoelectronics in the ghz regime," *Advanced Materials*, vol. 28, no. 9, pp. 1818–1823, 2016. [Online]. Available: 10.1002/adma.201504309
- [7] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, 2004. [Online]. Available: 10.1038/nature03090
- [8] G. Cantarella, J. Costa, T. Meister, K. Ishida, C. Carta, F. Ellinger, P. Lugli, N. MüNZenrieder, and L. Petti, "Review of recent trends in flexible metal oxide thin-film transistors for analog applications," *Flexible Printed Electron.*, vol. 5, no. 3, p. 033001, Aug. 2020. [Online]. Available: 10.1088/2058-8585/aba79a
- [9] N. MüNZenrieder, L. Petti, C. Zysset, T. Kinkeldei, G. A. Salvatore, and G. Tröster, "Flexible self-aligned amorphous InGaZnO thin-film transistors with submicrometer channel length and a transit frequency of 135 MHz," *IEEE Transactions on Electron Devices*, vol. 60, no. 9, pp. 2815–2820, 2013. [Online]. Available: 10.1109/TED.2013.2274575
- [10] N. MüNZenrieder, G. A. Salvatore, L. Petti, C. Zysset, L. Büthe, C. Vogt, G. Cantarella, and G. Tröster, "Contact resistance and overlapping capacitance in flexible sub-micron long oxide thin-film transistors for above 100 MHz operation," *Applied Physics Letters*, vol. 105, no. 26, p. 263504, 2014. [Online]. Available: 10.1063/1.4905015
- [11] Y. Shao, H. Lu, X. Zhou, L. Zhang, X. Zhang, and S. Zhang, "Dynamic threshold voltage modulation in double-gate indium-gallium-zinc oxide thin-film transistors: Influence of the active layer thickness," in *2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)*. IEEE, 2018, pp. 1–2. [Online]. Available: 10.1109/EDSSC.2018.8487155
- [12] M. Mativenga, S. Lim, F. Haque, and J. Ryu, "Threshold voltage shift-proof circular oxide thin film transistor with top and bottom gates for high bending stability," *Japanese Journal of Applied Physics*, vol. 59, no. 10, p. 104001, 2020. [Online]. Available: 10.35848/1347-4065/abb250
- [13] Y. Chen, D. Geng, T. Lin, M. Mativenga, and J. Jang, "Full-swing clock generating circuits on plastic using a-igzo dual-gate tfts with pseudocmos and bootstrapping," *IEEE Electron Device Letters*, vol. 37, no. 7, pp. 882–885, 2016. [Online]. Available: 10.1109/LED.2016.2571321
- [14] W.-J. Cho and M.-J. Ahn, "Bias stress instability of double-gate a-igzo tfts on polyimide substrate," *Journal of the Korean Physical Society*, vol. 71, pp. 325–328, 2017. [Online]. Available: 10.3938/jkps.71.325
- [15] M. M. Billah, J.-U. Han, M. M. Hasan, and J. Jang, "Reduced mechanical strain in bendable a-igzo tfts under dual-gate driving," *IEEE Electron Device Letters*, vol. 39, no. 6, pp. 835–838, 2018. [Online]. Available: 10.1109/LED.2018.2825454
- [16] E.-K. Hong and W.-J. Cho, "High sensitivity in-ga-zn-o nanofiber-based double gate field effect transistors for chemical sensing," *Sensors and Actuators B: Chemical*, vol. 326, p. 128827, 2021. [Online]. Available: 10.1016/j.snb.2020.128827
- [17] Y. Xu, C. Liu, P. S. K. Amegadez, G.-S. Ryu, H. Wei, F. Balestra, G. Ghibaudo, and Y.-Y. Noh, "On the origin of improved charge transport in double-gate in-ga-zn-o thin-film transistors: A low-frequency noise perspective," *IEEE Electron Device Letters*, vol. 36, no. 10, pp. 1040–1043, 2015. [Online]. Available: 10.1109/LED.2015.2467164
- [18] N. MüNZenrieder, C. Zysset, L. Petti, T. Kinkeldei, G. A. Salvatore, and G. Tröster, "Flexible double gate a-igzo tft fabricated on free standing polyimide foil," *Solid-state electronics*, vol. 84, pp. 198–204, 2013. [Online]. Available: 10.1016/j.sse.2013.02.025
- [19] N. MüNZenrieder, P. Voser, L. Petti, C. Zysset, L. Büthe, C. Vogt, G. A. Salvatore, and G. Tröster, "Flexible self-aligned double-gate igzo tft," *IEEE Electron Device Letters*, vol. 35, no. 1, pp. 69–71, 2014. [Online]. Available: 10.1109/LED.2013.2286319
- [20] G. Cantarella, K. Ishida, L. Petti, N. MüNZenrieder, T. Meister, R. Shabanpour, C. Carta, F. Ellinger, G. Tröster, and G. A. Salvatore, "Flexible in-ga-zn-o-based circuits with two and three metal layers: Simulation and fabrication study," *IEEE Electron Device Letters*, vol. 37, no. 12, pp. 1582–1585, 2016. [Online]. Available: 10.1109/LED.2016.2619738

- [21] A. Daus, C. Vogt, N. Münzenrieder, L. Petti, S. Knobelspies, G. Cantarella, M. Luisier, G. A. Salvatore, and G. Tröster, "Positive charge trapping phenomenon in n-channel thin-film transistors with amorphous alumina gate insulators," Journal of Applied Physics, vol. 120, no. 24, 2016. [Online]. Available: <https://doi.org/10.1063/1.4972475>
- [22] H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," IEEE Journal of Solid-State Circuits, vol. 3, no. 3, pp. 285–289, 1968. [Online]. Available: <http://doi.org/10.1109/JSSC.1968.1049902>
- [23] N. S. Khaanghah, D. Corsino, F. Catania, J. Costa, G. Cantarella, and N. Münzenrieder, "Influence of semiconductor island geometry on the ac performance of flexible ingazno tfts," IEEE Electron Device Letters, 2023. [Online]. Available: 10.1109/LED.2023.3254609
- [24] D. Lovelace, J. Costa, and N. Camilleri, "Extracting small-signal model parameters of silicon MOSFET transistors," in 1994 IEEE MTT-S International Microwave Symposium Digest (Cat. No. 94CH3389-4). IEEE, 1994, pp. 865–868. [Online]. Available: 10.1109/MWSYM.1994.335220
- [25] V. Teppati, S. Tirelli, R. Lövblom, R. Flückiger, M. Alexandrova, and C. R. Bolognesi, "Accuracy of microwave transistor  $f_T$  and  $f_{MAX}$  extractions," IEEE Transactions on Electron Devices, vol. 61, no. 4, pp. 984–990, 2014. [Online]. Available: 10.1109/TED.2014.2306573
- [26] S. C. Bera, "Microwave Field Effect Transistors," in Microwave Active Devices and Circuits for Communication. Singapore: Springer, Dec. 2018, pp. 79–110.
- [27] F. Catania, M. Ahmad, D. Corsino, N. S. Khaanghah, L. Petti, N. Münzenrieder, and G. Cantarella, "Ac performance of flexible transparent ingazno thin-film transistors and circuits," IEEE Transactions on Electron Devices, vol. 69, no. 9, pp. 4930–4935, 2022. [Online]. Available: 10.1109/TED.2022.3193012
- [28] X. Li, M. M. Billah, M. Mativenga, D. Geng, Y.-H. Kim, T.-W. Kim, Y.-G. Seol, and J. Jang, "Highly robust flexible oxide thin-film transistors by bulk accumulation," IEEE Electron Device Letters, vol. 36, no. 8, pp. 811–813, 2015. [Online]. Available: 10.1109/LED.2015.2451005
- [29] H. Gleskova, S. Wagner, and Z. Suo, "a-si: H thin film transistors after very high strain," Journal of Non-Crystalline Solids, vol. 266, pp. 1320–1324, 2000. [Online]. Available: 10.1016/S0022-3093(99)00944-8
- [30] N. Münzenrieder, L. Petti, C. Zysset, D. Görk, L. Büthe, G. A. Salvatore, and G. Tröster, "Investigation of gate material ductility enables flexible a-igzo tfts bendable to a radius of 1.7 mm," in 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC). IEEE, 2013, pp. 362–365. [Online]. Available: <https://doi.org/10.1109/ESSDERC.2013.6818893>