5 to 31 Hz 188 µW Light-Sensing Oscillator With Two Active Inductors Fully Integrated on Plastic

Tilo Meister, Member, IEEE, Koichi Ishida, Member, IEEE, Stefan Knobelspies, Giuseppe Cantarella, Niko Münzenrieder, Member, IEEE, Gerhard Tröster, Senior Member, IEEE, Corrado Carta, Member, IEEE, Frank Ellinger, Senior Member, IEEE

Abstract—We present a low-power low-frequency oscillator that is fully integrated on a bendable plastic substrate using a-IGZO TFTs. Its purpose is the duty cycling of components of a wireless sensor tag to realize power savings. Additionally, the oscillator can directly be used as a light sensor. It oscillates between 5 Hz in the dark and 31 Hz under daylight, from a 5 V supply voltage. The measured light-sensitivity of the oscillation frequency is between 7.4 Hz/klx in the dark and around 1.7 Hz/klx in daylight. On average the frequency of oscillation changes by 58%/klx. The required power is 188 µW. The presented design is a combination of the inductance-capacitance cross-coupled oscillator structure and two single-transistor active inductors, which enable high gain at low power levels in a small chip area. We analyze the circuit and derive design guidelines for minimizing the oscillation frequency, circuit area and power consumption. Finally, we report measurements including jitter and deduce implications for the accuracy of light measurements.

Index Terms—Active inductor (aL), amorphous indium-gallium-zinc oxide (a-IGZO), bendable, cross-coupled oscillator, flexible electronics, light sensor, plastics, thin-film transistor (TFT), wireless sensor

I. INTRODUCTION

Flexible electronics is currently undergoing significant development. They have a much lower carrier mobility than conventional silicon circuits, but they promise new properties. They can be fully bendable to the diameter of a hair [1], stretchable, foldable, transparent, ultra-lightweight, disposable, and bio-compatible, while being very affordable.

Manuscript received November 1, 2018; revised March 14, 2019; accepted April 25, 2019. This paper was approved by Associate Editor Dennis Sylvester. This work was supported in part by the Organic/Polymers Path of Center for Advancing Electronics Dresden, in part by the German Research Foundation (DFG) through Projects Low-Voltage High-Frequency Vertical Organic Transistors, Wireless Indium-Gallium-Zinc-Oxide Transmitters and Devices on Mechanically-Flexible Thin-Film Substrates (WISDOM), WISDOM II, Coordination Funds and Coordination Funds 2 of SPP 1796, and in part by the Swiss National Science Foundation (SNF) and the German Research Foundation (DFG) within the scope of D-A-CH collaboration FFlexCom through Project WISDOM, under Grant 160347. (Corresponding author: Tilo Meister.)

T. Meister, K. Ishida, C. Carta, and F. Ellinger are with the Chair of Circuit Design and Network Theory, Technische Universität Dresden, 01069 Dresden, Germany (e-mail: tilo.meister@tu-dresden.de).

S. Knobelspies, G. Cantarella, and G. Tröster are with the Electronics Laboratory, Swiss Federal Institute of Technology (ETH) Zürich, 8092 Zürich, Switzerland.

N. Münzenrieder is with Electronics Laboratory, Swiss Federal Institute of Technology (ETH) Zürich, 8092 Zürich, Switzerland, and also with the Flexible Electronics Laboratory, Sensor Technology Research Center, School of Engineering and Informatics, University of Sussex, Brighton BN1 9QT, U.K. Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2914405
The basic building blocks of the wireless sensor tag are shown in Fig. 1. Related to this goal, power supplies that could be integrated have been shown in [17], [18]. Analog-to-digital converters [19]–[21] as well as oscillators [22], [23] to read out sensor states have been demonstrated before. Also baseband signal synthesis for radio-frequency identification (RFID) tags has for example been published in [24].

The focus of this work is the low frequency oscillator. It is used to duty cycle the sensor and comparator sub-circuits to realize power savings. Additionally, it can directly be used as a light sensor. If the light sensitivity is however undesired, it can also be suppressed by means of transistor biasing conditions, the top metal layout, or packaging.

The targeted supply voltage for the wireless sensor tag is 5 V, because it is a good compromise of device endurance and the ability to deliver RF power from the circuitry. At this supply voltage, the estimated power consumption of the targeted sensor tag is 16 mW. The low frequency oscillator consumes 188 µW, the comparator 3 mW, the high frequency oscillator and mixer 6.8 mW [16], and the power amplifier 5 mW. The power consumption of sensors depends on their nature: as an example, a wet sensor requires 0.7 mW. Consequently, switching off the sensor and comparator saves 23 % power, which is also the upper limit of power savings by duty cycling these blocks. A more sophisticated system design could allow the high frequency oscillator and the mixer to be duty cycled as well, which would save even more power. Then however the receiver of the system would have to deal with the periodic absence of the carrier.

A lower frequency of the oscillator and thus a lower duty cycling frequency results in a larger power saving, but reduces the update rate. Since power consumption is crucial for a wireless tag, we aim at a very low frequency of oscillation that is still acceptable for our application regarding update rate. At the same time we minimize circuit area as well as the number of transistors to improve matching, yield, cost and integratability. We also target a small power consumption and good jitter performance.

Typically such a low frequency oscillator requires one of or a combination of a large inductance, a large resistance, or a large capacitance. Any of which is at best challenging to integrate in a TFT technology in a small area and with a small tolerance. Particularly if large impedances are used to achieve long periods of oscillation, the jitter of the oscillator will be relatively high.

This difficulty can be avoided with a digital approach that combines a faster oscillator and a frequency divider. In contrast to conventional silicon circuits, the digital approach would however not be well suited for a-IGZO TFTs. For example the 3.4 MHz signal of the high frequency oscillator of the tag could be divided down to 13 Hz by a counter consisting of 18 D-flip-flops. The power and area requirements for this counter would however be in the order of 250 mW and 100 mm^2 respectively. These requirements are huge compared to the proposed low frequency oscillator, which needs only 188 µW and 5.7 mm^2 respectively.

The remainder of this work is organized as follows. Section II presents the active-inductance capacitance (aL-C) cross-coupled oscillator circuit topology, analyzes its behavior and deduces design guidelines. Section III presents measurements and compares them to the predicted behavior. Section IV gives a comparison of state-of-art oscillators. Low frequency oscillators are rare among previous works. Therefore, fast oscillators are included in the survey. Section V concludes this work.

II. Oscillator Circuit

A. Application Requirements

The main application requirements and constraints for this work are 5 V supply voltage, targeted $f_0 = 15$ Hz, low jitter, low power consumption, fully integrated, and bendable. The oscillator has to serve two purposes:

1) It triggers switches $S_1$ and $S_2$ in Fig. 1 which switch the supply voltage to the sensor elements and the comparator at speed $f_0$ for a predefined, short time period $t_{on}$. Time $t_{on}$ is determined by the characteristics of $S_1$ and $S_2$. Consequently, they are only active at the low frequency $f_0$ and a small duty cycle $n_{dut} = t_{on} / f_0$, where $t_{on}$ is chosen as short as possible. This reduces the power consumption of the baseband part of the wireless sensor tag by up to 23 %.

2) The oscillator can itself be used as a light sensor, because its oscillation frequency is modulated by the incident light intensity. This is caused by varying drain currents of the TFTs when illumination changes [25]–[27]. In this application scenario the oscillator output is directly used as baseband signal. This leads to a simplified system structure compared to Fig. 1 without dedicated sensor elements and comparator. An additional benefit is that no technological steps for the manufacture of a photo-detector element are required. For this application of the oscillator, its jitter has to be low to achieve a small measurement error.

If this light sensitivity is however undesired it has to be suppressed.

The number of transistors and the required circuit area of the oscillator should be minimized to improve matching, yield, cost, and integratability.

B. Bendable a-IGZO TFT Technology

The oscillator is fabricated using n-type only, bottom-gate top-contact a-IGZO TFT technology without self-alignment on a bendable polyimide substrate as described in [28]. Fig. 2 shows the bent substrate containing, amongst other circuits, the oscillator. The technology offers a total of three metal layers [29]. The full potential of this technology regarding operation speeds is described in detail in [3], [5]. Implementation of metallic resistors is possible using the gate metallization; this however requires a large area of at least 30 $\mu m^2/\Omega$. Consequently, active loads are relevant. Capacitances are implemented as metal-insulator-metal (MIM) capacitors using the gate dielectric or a second dielectric layer as insulator. They require at least 230 $\mu m^2/pF$. The implementation of integrated spiral inductors is not practical.
C. Proposed Circuit Topology

To reach an oscillation frequency as low as 15 Hz while minimizing circuit area, power consumption and jitter, we propose an active-inductance (aL) capacitance (C) cross-coupled oscillator topology. It combines the inductance-capacitance (LC) cross-coupled oscillator topology with the single-transistor active-inductor sub-circuit, which has been presented and analyzed by us in [30] recently.

The behavior of the aL sub-circuits, as we will show, is defined by a capacitance and a large resistance that require respectively only 17% and 10% of the circuit area.

The aL circuit has been shown to enable a high gain at low power levels in a single amplifier stage. At the same time, the circuit conveniently allows defining bias currents. In this work we extend the work on the aL sub-circuit and demonstrate that the lower corner frequency of the active inductor can be designed to be as low as $f_{\text{l}} = 5.4$ Hz while exhibiting an equivalent inductance $L_p$ in the order of 4.8 kH, which allows exploiting its performance in a low frequency oscillator.

In the topology used in previous work [30] the frequency characteristics of the aL sub-circuit are partly defined by the drain-source leakage of two oppositely stacked MOS diodes $M_8$ and $M_9$. Since the drain-source leakage cannot be controlled well, we modify the aL sub-circuit to instead rely on three series MOS diodes ($T_{Ra1}$, $T_{Rb1}$, and $T_{Rc1}$ in Fig. 3a). Due to design rules, it is not possible to use a larger single diode instead.

The proposed structure also relies on drain-source leakage. Yet, it still provides an improvement regarding sensitivity to process variation and circuit area. In Sec. 11-E we show that a low frequency of oscillation is achieved, if the resistance of $T_{Ra1} + T_{Rb1} + T_{Rc1}$ is large during the half-period in which the series of MOS diodes is biased reversely, i.e. $V_{DD} > W_1$. Their resistance during the other half-period, during which $W_1$ exceeds $V_{DD}$, is not relevant for the oscillation frequency. Consequently, an oppositely biased MOS diode is not needed. As a result, for the three series MOS diodes, the resistance per area is larger and the number of transistors that can be affected by process variation is half compared to the oppositely stacked MOS diodes used in [30].

D. Active Inductor Sub-Circuit Analysis

It has been shown in [30] that sub-circuits aL1 and aL2 can each be modeled by the RLC-tank shown in Fig. 4a or by the equivalent RLC-tank shown in Fig. 4b. The characteristics of these RLC-tanks are shown in Figs. 4c and 5. For comparability to the previous work, the analyses are plotted for the same operating point. Since both RLC-tanks Fig. 4a and 4b are equivalent and model the active inductor sub-circuits, we use parameters of both RLC-tanks as well as parameters from the transistor level active inductor circuit in the following analysis. This enables more concise equations. The formula
for converting between parameter sets \((R_{1s}, L_{1s}, R_{1p}, C_{1p})\) and \((L_{1p}, R_{1p}, C_{1p})\) is given in \([30]\).

The equivalent oscillator circuit schematic when using the \(aL\) model according to Fig. 4a is shown in Fig. 4b. This circuit topology resembles a cross-coupled LC oscillator and is known to oscillate if

\[
(g_mT_1 \cdot R_{1p}) \cdot (g_mT_2 \cdot R_{2p}) > 1
\]

at a frequency of \([32]\)

\[
f_0 = \frac{1}{2\pi \sqrt{L_{1s} \cdot (C_{1p} + C_1)}} \cdot \sqrt{1 - \frac{R_{1s}^2 \cdot C_{1p}}{L_{1s}}},
\]

with the first term being the natural frequency of the LC oscillator and the second term describing the deviation from the natural frequency due to losses in \(R_{1s}\). Inductance \(L_{1s}\) and resistance \(R_{1s}\) are elements of the equivalent model for subcircuit \(aL\) according to Fig. 4a. The transconductance of \(T_1\) in the presented design (Fig. 3a) is \(g_mT_1 \approx 0.1 \text{ mS}\) or higher. The resistance \(R_{1p}(f)\) of the \(aL\) sub-circuit is sufficiently large for all frequencies and \(V_{Load1}\) (see Figs. 4a and 5) for the CS stage to provide more than enough gain to satisfy (1). Our design goal was \((g_mT_1 \cdot R_{1p}) \cdot (g_mT_2 \cdot R_{2p}) > 2 \cdot 2\) down to 1 Hz, to have sufficient margin and to achieve low jitter. A higher gain is known to reduce the jitter of the oscillator.

The analysis according to \([30]\) of the \(aL\) sub-circuits yields \(L_{1s} = 4.8 \text{ kH}\) and \(C_{1p} = 4.0 \text{ pF}\). Consequently, according to (2) the oscillation frequency of the circuit shown in Fig. 5b should be \(f_0 = 130 \text{ Hz}\). This is however not in agreement with simulation and measurement by one order of magnitude. This error can be attributed to the strong dependency of the characteristics, in particular losses in \(R_{1s}\), of the \(aL\) equivalent circuit on the voltage \(V_{Load1}\). This \(V_{Load1}\) dependency is illustrated in Fig. 5c which shows the resistance of the active inductor observed at dc and at the center frequency \(f_0\) versus voltage \(V_{Load1}\).

**E. Oscillation Frequency and Duty Cycle**

Equation (2) does not predict the oscillation frequency well, because it is a small signal analysis. However instead, the circuit behavior and oscillation frequency \(f_0\) can be estimated based on the transients of the charging process of \(C_{1L}\) more precisely. Fig. 6 shows an extremely simplified schematic of the right half of the oscillator circuit.

![Fig. 6. Extremely simplified schematic of the right half of the oscillator circuit.](image-url)
voltage $V_{CL1,max}$ have to be determined first. The simulated waveforms for the charging and discharging process of the right half of the circuit are plotted in Fig. 7.

We assume that voltage $V_{CL1} = W1 - V1$ across $C_{L1}$ is

$$V_{CL1,min} = V_{DD} - V_{high1},$$

when charging $C_{L1}$ starts, where $V_{DD}$ is the supply voltage and $V_{high1}$ is the output high level of common source stage $T1$.

The charging voltage (i.e. theoretical end-of-charge voltage after an infinite charging time) is

$$V_{cha1,max} = V_{DD} - V_{low1},$$

where $V_{low1}$ is the output low level of the common source stage $T1$. The series resistance $R_{cha1}$ for the charging process is the channel resistance of transistors $T_{R1} + T_{Rb1} + T_{Rc1} + (T_{1} || T_{L1})$.

While the voltage across $C_{L1}$ rises, the source voltage of $T1$ follows the gate voltage. The gain of the common drain stage $T_{L1}$ is given by

$$G_{V_{SF1}} = \frac{g_{mT1} \cdot R_{DS_{T1}}}{1 + g_{mT1} \cdot R_{DS_{T1}}}. \tag{5}$$

Consequently, voltage $V1$ rises for time $t_{cha1}$ until it reaches $V1 = V_{trip2}$ and the cross-couple trips. Where $V_{trip2}$ is the gate voltage of $T2$ required to cause $T2$ to switch on and thus the cross-couple to trip. We estimate the voltage across $C_{L1}$ at this point as

$$V_{CL1,max} = \frac{V_{trip2} - V_{low1}}{G_{V_{SF1}}} + V_{CL1,min}. \tag{6}$$

If the common source stage $T2$ is designed to have high gain and high driving capability $V_{trip2}$ approaches the threshold voltage $V_{TH}$ of $T2$, else it is higher. The charging time $t_{cha1}$ can be modeled as

$$t_{cha1} = -\tau_{cha1} \cdot \ln \left( 1 - \frac{V_{CHL1,max} - V_{CL1,min}}{V_{cha1,max} - V_{CL1,min}} \right), \tag{7}$$

$$\tau_{cha1} = \frac{R_{cha1} \cdot C_{L1}}{1}, \tag{8}$$

Equation (7) can be transformed to

$$t_{cha1} = -\tau_{cha1} \cdot \ln \left( 1 - \frac{V_{cha1,min} - V_{low1}}{G_{V_{SF1}} \cdot V_{trip2} - V_{low1}} \right), \tag{9}$$

and further simplified using estimations $V_{high1} = V_{DD}$ and $V_{low1} = 0$

$$t_{cha1} = -\tau_{cha1} \cdot \ln \left( 1 - \frac{V_{cha1,min}}{G_{V_{SF1}} \cdot V_{DD}} \right). \tag{10}$$

$C_{L1}$ will then discharge across $R_{dis1}$, which is also the channel resistance of transistors $T_{R1} + T_{Rb1} + T_{Rc1} + (T_{1} || T_{L1})$. Voltage $(V_{DD} - W1)$ across MOS diodes $T_{R1} + T_{Rb1} + T_{Rc1}$ reverses on trip. Consequently, the discharging resistance $R_{dis1}$ is smaller than the charging resistance $R_{cha1}$ by a factor of around 10. Therefore, the frequency of oscillation $f0$ is only defined by the durations $t_{cha1}$ and symmetrically $t_{cha2}$ of the charging processes of $C_{L1}$ and $C_{L2}$ as

$$f0 = \frac{1}{t_{cha1} + t_{cha2}}, \tag{11}$$

where the charging time $t_{cha2}$ for the left branch can be determined equivalently to (7) and (8). The duty cycle $n$ is given by the following equation and is obviously 50% for all symmetric circuits.

$$n = \frac{t_{cha1}}{t_{cha1} + t_{cha2}}. \tag{12}$$

Consequently, the duty cycle $n_S1$ of the supply voltage to the sensor elements and comparator via switches $S1$ and $S2$ could not be controlled by the presented oscillator directly. Hence, $S1$ and $S2$ are implemented edge-triggered and self-opening after the programmed time $ton$. The effective duty cycling $n_{S1}$ of the supply voltage by $S1$ and $S2$ is given by $n_{S1} = ton / f0 - R_{cha1}$. $C_{L1}$. $G_{V_{SF1}}$, $V_{high1}$, $V_{low1}$, and $V_{trip2}$ can be deduced from the device dimensions given in Fig. 3a. $R_{cha1}$ and $C_{L1}$ are designed to be 150 MΩ and 1100 pF respectively. The gain of the common drain stage $T_{L1}$ is $G_{V_{SF1}} = 0.34$, with $R_{DS_{T1}} = 3 k\Omega$ and $g_{mT1} = 0.17 mS$. The tripping voltage is $V_{trip2} \approx 0.8 V$. We estimate $V_{high1} = V_{DD}$ and $V_{low1} = 0$. From (9) we can then calculate $f0 = 2/t_{cha1} = 18.9 Hz$. Determining the high and low levels more precisely yields $V_{high1} = 4.6 V$ and $V_{low1} \approx 0.1 V$ and consequently $f0 = 2/t_{cha1} = 19.6 Hz$. The simulated frequency of oscillation is $f0 = 13.5 Hz$. The measured frequency of oscillation is $f0 = 9.1 Hz$.

Simulations further confirm that the dimensions of $T1$ and $T_{L1}$ can be further optimized to yield an even slower oscillation at virtually the same power consumption and circuit area. These modifications do however reduce the gain of the CS stages and are therefore expected to affect jitter. Consequently, we have chosen the device dimensions shown in Fig. 3a.

**F. Light Sensitivity and Power Consumption**

The circuit’s frequency of oscillation $f0(E_V)$ is modulated by the illuminance $E_V$, mainly because the channel resistances of transistors $T_{R1} + T_{Rb1} + T_{Rc1}$ change [33]. The change of resistance in turn affects the frequency of oscillation, which we have shown above in Sec. IIE.
The effect of illuminance on the drain current depends on the bias condition. Its light sensitivity is shown for one condition in Fig. [8] Please note that this particular measurement was done on transistors from a different, earlier fabrication than the presented oscillator circuits. The data therefore deviates from the transistor performance in the presented oscillator, yet clearly shows the impact of illuminance.

The total average power consumption $P_{\text{tot}}$ of the circuit can be considered to have four components. The power $P_{\text{CL}}$ to charge and discharge $C_{L1}$ and $C_{L2}$, and the power $P_{\text{CL}}$ to charge and discharge $C_1$ and $C_2$, which are both frequency dependent. Two frequency independent terms are the dc power $P_{\text{TL1}}$ related to the dc drain current in $T_{\text{L1}}$, and the power consumption $P_{\text{buf}}$ of the unladen output buffers.

$P_{\text{TL1}}$ is around 200 $\mu$W at a supply voltage of $V_{\text{DD}} = 5$ V and represents around 99 $\%$ of $P_{\text{tot}}$. Consequently, according to [33], $P_{\text{tot}}$ should increase by about 10 $\%$ with an increase of illumination from dark to daylight due to an increase in the drain current of $T_1$ and $T_{\text{L1}}$. The faster cycle of charging and discharging $C_{L1}$, $C_{L2}$, $C_1$, and $C_2$ will not effect $P_{\text{tot}}$ notably, since the power consumption $P_{\text{CL}} + P_{\text{C}}$ for this process, as given by the following equations, is only in the order of 40 nW + 120 nW.

$$P_{\text{C}} = P_{\text{C1}} + P_{\text{C2}} = 2 \cdot \frac{1}{2} \cdot f_0 \cdot (V_{\text{high1}} - V_{\text{low1}})^2 \cdot C_1 \quad (13)$$

$$P_{\text{CL}} = P_{\text{CL1}} + P_{\text{CL2}} = 2 \cdot \frac{1}{2} \cdot f_0 \cdot V_{\text{CL1,max}}^2 \cdot C_{L1} \quad (14)$$

$P_{\text{buf}}$ is around 1.8 $\mu$W. If both outputs of the circuit are loaded with an oscilloscope channel each, as shown below in Sec. [III] additional 25 $\mu$W are required. This power is delivered to the oscilloscope.

The presented circuit configuration has been optimized for a large light sensitivity. If however a stable and light independent oscillation frequency is desired, the light sensitivity can be suppressed in three ways. Obviously, packaging and housing of the oscillator can be made from an opaque material. Secondly, the top metal layer in the circuit can be used to cover the TFTs thus reducing the influence of the environmental light on the channel resistance. Lastly, the effect of light on the channel resistance depends considerably on the biasing condition of the transistor. Contrary to the presented configuration of the oscillator circuit, this can be used to reduce light sensitivity. The same effect is also the reason why the frequency of oscillation can be affected by light by around 600 $\%$ while at the same time the power consumption is only affected by around 10 $\%$.

All three ways are selective and can suppress light sensitivity where needed. Covering circuits with top metal, as well as the transistor biasing conditions are obviously selective. Packaging can also be selective, for example when circuits are packaged by laminating them with barrier films. The used films can be opaque, transparent, and mixed. Also, they can have windows cut open. Therefore, the light sensing elements can be exposed while the remaining circuitry is shielded from light.

G. Frequency Reproducibility

The actual frequency of oscillation of fabricated circuits is affected by process variations. The major effect of process variations are global and local differences in threshold voltage $V_{\text{TH}}$. To quantify the influence of threshold voltage variation we use Monte Carlo simulation. We assume the threshold voltage to be normally distributed with a sigma of $\sigma_{\text{Vth}} = 50$ mV, which is based on the measured threshold voltage distribution of 50 a-IGZO TFTs [24]. The variance is relatively large in our case, because shared equipment is used for the fabrication of the circuits. Therefore, circuits have not been fabricated in an established stable process and it is very likely that various uncontrolled substances are introduced into the circuit layers during fabrication. Fig. [9] shows the results of the Monte Carlo simulations.

H. Design Guidelines

The values $V_{\text{trip2}}$, $V_{\text{high1}}$, $V_{\text{low1}}$, $V_{\text{DD}}$, and $\tau_{\text{cha}}$ are given directly by or can be deduced from the oscillator design and the chosen device dimensions in Fig.[34] Therefore, we can use above equations and insight to formulate the following design guidelines, which aim to minimize frequency of oscillation $f_0$, circuit area, power consumption, and jitter. The following still assumes circuit symmetry.

- The frequency of oscillation $f_0$ can be lowered with a larger $C_{L1}$: $f_0 \propto 1/C_{L1}$ [ref [7] and (8)]. This increases the circuit area by around 230 $\mu$m$^2$/pF.
- The frequency $f_0$ can be lowered by increasing the channel resistance of $T_{\text{R1l}} + T_{\text{Rb1}} + T_{\text{Rc1}}$. Their aspect ratio $W/L$ can be reduced and more transistors can be added in series. This increases the circuit area. This also effectively reduces the charging and discharging current through $C_{L1}$, which increases the negative effect of possible electromagnetic immissions on the noise and thus jitter of the oscillator.
- The frequency $f_0$ can be lowered slightly by increasing the channel resistances of ($T_1 || T_{\text{L1}}$). The effect on $f_0$ is however small, because $R_{\text{cha}}$ is dominated by $T_{\text{R1l}} + T_{\text{Rb1}} + T_{\text{Rc1}}$. These changes can reduce the output swing.
- Mainly the dimensions of transistors $T_{\text{L1}}$ and $T_1$ determine the power consumption of the circuit. The drain current of $T_{\text{R1l}}$ is negligible. Therefore, to minimize power consumption the drain current of $T_1$ has to be

![Fig. 8. Measured drain current versus illuminance of four transistor dimensions. The bias condition was $V_{\text{GS}} = 1$ V and $V_{\text{DS}} = 1$ V.](image-url)
minimized. The limit for this optimization is the condition given in (1). This also implies a reduction of the gain of the CS stage, which will affect jitter and reduce the output swing.

- The frequency $f_0$ can be lowered by increasing $V_{\text{trip2}}$ [ref (7)], which implies reducing the gain of the CS stages, which is limited by the condition given in (1), will affect jitter, and reduce the output swing.

- A superficial interpretation of (10) might indicate that the frequency of oscillation increases with $V_{\text{DD}}$. However the relationship between $f_0$ and $V_{\text{DD}}$ is complex, because $V_{\text{trip2}}$ depends on $V_{\text{DD}}$. Instead an increase in $V_{\text{DD}}$ affects $V_{\text{trip2}}$ such that the frequency of oscillation decreases. Also the normalized output voltage will decrease with a decreasing $V_{\text{DD}}$ (ref. Fig. 13b).

- The average power consumption $P_{\text{tot}}$ can be reduced by reducing the aspect ratios W/L of transistors $T_1$ and $T_{L1}$ simultaneously. However, this modification reduces the gain of the CS stage, which consequently affects jitter.

- The transistors are the main source for low frequency noise in the proposed circuit. Reducing their aspect ratios W/L reduces their 1/f noise [35], which benefits jitter. At the same time this will reduce $f_0$ and power consumption in most cases. This however also implies a reduction of the gain of the CS stage, which will in turn affect jitter. Consequently, no general design guideline regarding 1/f noise and jitter can be given.

III. MEASUREMENT

The fabricated oscillator circuit is shown in Fig. 10. The measurement setup is shown in Fig. 11. We conduct all measurements on a wafer prober that is equipped with a controllable light source and a lux meter. The whole circuit and all its transistors are illuminated uniformly. No transistor is covered by a metalization layer and the circuit is measured uncovered. Output signals OutN and OutP are recorded by an oscilloscope. The waveform is recorded for intervals of 30 s, and subsequently concatenated and analyzed on a PC to extract the frequency of oscillation $f_0$ and the cycle-to-cycle (C2C) jitter $\Delta t_{\text{C2C}}$.

A. Waveform and Frequency of Oscillation

Fig. 12 shows the measured output signals OutN and OutP in comparison to the simulated OutN for a supply voltage of $V_{\text{DD}} = 5 \text{ V}$. The measured frequency of oscillation at low light condition ($E_V = 500 \text{ lx}$) is $f_0 = 9.1 \text{ Hz}$, while the simulation predicted an oscillation frequency of $f_0 = 13.5 \text{ Hz}$. The measured duty cycle is 48 %. It deviates from the predicted 50 % due to mismatch of the left and right branch.

The fall and rise times of each output signal differ by a factor of around 10. This is due to the design of the common-drain output buffer, which we primarily designed for low power consumption. Output OutN is driven up by transistor
Magnifications (b) and (c) illustrate the measured rise and fall times, which illustrate the measured rise and fall times, which light. The dc power ranges from 2 µW for the nominal supply voltage $V_{DD} = 0.5$ V and $f_0 = 109$ Hz, to 188 µW for the nominal supply voltage $V_{DD} = 5.0$ V and $f_0 = 5.3$ Hz, and up to 332 µW for $V_{DD} = 6.0$ V and $f_0 = 4.0$ Hz.

The measured frequency of oscillation is $f_0 = 9.1$ Hz. The extracted duty cycle is 48%. The simulated frequency of oscillation is $f_0 = 13.5$ Hz. Magnifications (b) and (c) illustrate the measured rise and fall times, which are around 50 µs and 500 µs respectively.

$T_{out1}$, which has a width to length ratio of $W_{out1}/L_{out1} = 10$. The output is pulled down by the oscilloscope and transistor $T_{B1}$. The width to length ratio of $T_{B1}$ is $W_{TB1}/L_{TB1} = 2.5$, also its gate source voltage is tied to zero. Consequently, the pull-down capability of $T_{B1}$ and the oscilloscope together is significantly smaller compared to the driving capability of $T_{out1}$. This imbalance has no effect on the internal nodes and the behaviour of the oscillator. Balancing rise and fall times is possible, but would result in a larger dc power consumption, slower rise and fall times, or a more sophisticated output buffer. For our target system symmetry is not required and the measured fall and rise times are sufficiently steep.

Fig. 13a shows the measured frequency of oscillation $f_0$ and the extracted light sensitivity vs. the illuminance $E_V$ of the circuit. We determine the light sensitivity from the slope of the $f_0$ measurement. Consequently, light sensitivity is plotted for the intermediate $E_V$ values of the $f_0$ measurement. On average the frequency of oscillation changes by 58% $/klx$. The relative change in frequency of oscillation from no light to $E_V = 500$ lx is as much as 91%. The light sensitivity is largest for the dark condition and reduces towards brighter lighting conditions. This is a desired behavior, as this allows its usage as a light sensor across a broad range of lighting conditions and also because the human eye behaves similarly.

The measurements show a slight but reproducible increase in light sensitivity around $E_V = 9$ klx. However, according to our predictions the light sensitivity should decrease monotonically. The power consumption is dominated by the drain current of $T_{B1}$ and behaves fairly like the data presented in [43]. When changing the illumination from dark to daylight the power consumption rises by only 10 µW from 188 µW to 198 µW.

### B. Light Sensitivity and Power Consumption

Fig. 13c shows the measured frequency of oscillation $f_0$ and the extracted light sensitivity vs. the illuminance $E_V$ of the circuit. We determine the light sensitivity from the slope of the $f_0$ measurement. Consequently, light sensitivity is plotted for the intermediate $E_V$ values of the $f_0$ measurement. On average the frequency of oscillation changes by 58% $/klx$. The relative change in frequency of oscillation from no light to $E_V = 500$ lx is as much as 91%. The light sensitivity is largest for the dark condition and reduces towards brighter lighting conditions. This is a desired behavior, as this allows its usage as a light sensor across a broad range of lighting conditions and also because the human eye behaves similarly. The measurements show a slight but reproducible increase in light sensitivity around $E_V = 9$ klx. However, according to our predictions the light sensitivity should decrease monotonically.

The power consumption is dominated by the drain current of $T_{B1}$ and behaves fairly like the data presented in [43]. When changing the illumination from dark to daylight the power consumption rises by only 10 µW from 188 µW to 198 µW.

### C. Jitter and Measurement Error of Illuminance

The histogram of the measured cycle-to-cycle jitter $\Delta T_{C2C}$ is shown in Fig. 14 for a total measurement time of about 2 min. Assuming the jitter is normally distributed, its standard deviation can be estimated from Fig. 14 to be $\sigma_{C2C} = 150 \mu$s. When the oscillator is used as light sensor, this directly translates into the standard deviation of the random measurement error of the illuminance $E_V$. With the characteristics shown in Fig. 13c $\sigma_{C2C} = 150 \mu$s is equivalent to $\sigma_{E_V} = 0.2$ klx for darkness and to $\sigma_{E_V} = 0.6$ klx under daylight.

### IV. Comparison to the State-of-Art

Oscillators are basic building blocks for realizing a wealth of functionalities. Still, only very few low frequency oscillators operating below 1 kHz have been reported. The majority of oscillator circuits published over time in flexible electronics have been ring oscillators. In contrast to this work, their predominant purpose is demonstration of the performance of a flexible technology. In these cases the objective usually is minimum delay per stage. Unfortunately, in this context many times the power consumption has not been reported. Despite the importance of oscillators as a basic block only very few oscillators of other topologies have been demonstrated, and even less with the goal to achieve a particularly low $f_0$. Among the compared oscillators only [29], [36] target slow operation.

Regarding jitter performance no data from previous works using a-IGZO technologies was available to us. However, a state-of-art 1 Hz ultra-low-power silicon oscillator [47] is commercially available. It is designed for mobile devices and wearables. The device is a sophisticated solution that integrates a high-quality micro-electro-mechanical system (MEMS) resonator as frequency reference. A configurable divider is driven by a phase-locked loop (PLL) based on this reference. Finally, the output of this divider is delivered as clock output by an ultra-low power driver. Factory trimming is used to guarantee a frequency stability of 100 ppm within a temperature range.
of -40°C to 85°C and a supply voltage range of 1.5 V to 3.63 V. This oscillator has a jitter of 35 ns and a core power consumption in the order of 3 µW compared to 150 µs and 188 µW respectively in this work.

In Table I we give an ample comparison of oscillator circuits in a-IGZO technology. The comparison is grouped by substrate, because fabrication processes on glass can potentially employ higher temperatures, which will improve a-IGZO performance dramatically. We also include two selected works using other metal-oxide technologies, one amorphous silicon technology, as well as three organic technologies for comparison. The circuit we present in this work has the lowest frequency and is among the circuits that consume the least power.

In Fig. 15 we arrange the data from Table I to show frequency of oscillation over supply voltage and power consumption. These plots illustrate that among the oscillators in metal oxide technology, the presented oscillator has the lowest oscillation frequency from the smallest supply voltage and the lowest power consumption at the same time.

**TABLE I**

Comparison of state-of-art oscillator circuits in a-IGZO TFT technology and selected oscillators in other technologies.

<table>
<thead>
<tr>
<th>Semiconductor</th>
<th>Substrate</th>
<th>Reference</th>
<th>Year</th>
<th>Circuit Topology, Notes</th>
<th>$V_{DD}$ in V</th>
<th>$f_0$ in Hz</th>
<th>$P$ in µW</th>
</tr>
</thead>
<tbody>
<tr>
<td>a-IGZO</td>
<td>Polyimide</td>
<td><strong>This work</strong></td>
<td>2018</td>
<td>aL-C Cross-Couple</td>
<td>0.5</td>
<td>109</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>5</td>
<td>188</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2018 Relaxation</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>36</td>
<td></td>
<td>+/5</td>
<td>500</td>
<td>700</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>16</td>
<td></td>
<td>3-Stage Ring</td>
<td>3</td>
<td>3.04 M</td>
<td>1700</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>3.44 M</td>
<td>3200</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17</td>
<td></td>
<td>3-Stage pCMOS Ring</td>
<td>6</td>
<td>52.1 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>7 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>37</td>
<td></td>
<td>11-Stage Ring</td>
<td>20</td>
<td>94.8 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2011 11-Stage Ring</td>
<td>20</td>
<td>152</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20</td>
<td>364 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>38</td>
<td></td>
<td>13-Stage bootsrapped pCMOS Ring</td>
<td>20</td>
<td>780.6 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>11-Stage Ring, single gate a-IGZO</td>
<td>334.1 k</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>24</td>
<td></td>
<td>19-Stage pCMOS Ring</td>
<td>0.5</td>
<td>28 k</td>
<td>2.03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>10</td>
<td>910 k</td>
<td>238200</td>
</tr>
<tr>
<td>Glass</td>
<td></td>
<td>39</td>
<td></td>
<td>5-Stage Ring</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>25</td>
<td>640 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2.1 M</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>40</td>
<td></td>
<td>9-Stage Ring</td>
<td>6</td>
<td>3.2 k</td>
<td>&lt; 170</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>41</td>
<td></td>
<td>7-Stage pCMOS Ring, BCE BA a-IGZO</td>
<td>20</td>
<td>6.51 M</td>
<td>-</td>
</tr>
<tr>
<td>IZO Glass</td>
<td></td>
<td>42</td>
<td></td>
<td>11-Stage Ring, dual gate a-IGZO</td>
<td>20</td>
<td>780.6 k</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>11-Stage Ring, single gate a-IGZO</td>
<td>334.1 k</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZnO Glass</td>
<td></td>
<td>43</td>
<td></td>
<td>PUC pCMOS 11-Stage Ring</td>
<td>5</td>
<td>132 k</td>
<td>201</td>
</tr>
<tr>
<td>a-Si:H Glass</td>
<td></td>
<td>44</td>
<td></td>
<td>LC Oscillator</td>
<td>7</td>
<td>35.3 M</td>
<td>56000</td>
</tr>
<tr>
<td>Organic</td>
<td>Polyimide</td>
<td>45</td>
<td></td>
<td>5-Stage Ring</td>
<td>6</td>
<td>30 k</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>46</td>
<td></td>
<td>RC Oscillator, C = 7 nF</td>
<td>2</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>PET</td>
<td></td>
<td>51</td>
<td></td>
<td>5-Stage Ring</td>
<td>12</td>
<td>1.5 k</td>
<td>&lt; 2200</td>
</tr>
</tbody>
</table>

Fig. 13. Measured characteristics of oscillator circuit: [a] Oscillation frequency $f_0$ under no light, [b] normalized output voltage, and power consumption versus supply voltage $V_{DD}$ under no light. [c] Oscillation frequency $f_0$ and light sensitivity versus illuminance $E_V$ at a supply voltage of $V_{DD}$=5 V.
A range and in the dark, the frequency of oscillation ranges from voltage scales well for supply voltages above 2V. The circuit area. The purpose of the presented oscillator is to duty-cycle components of a wireless sensor tag to achieve power savings. We have simulated as well as analyzed the circuit behavior and deduced design guidelines to minimize oscillation frequency, power consumption, and jitter, which is directly related to the random error for illumination measurements. The presented results have been confirmed by measurements.

Additionally, the oscillator can directly be used as a light sensor without additional read-out circuitry. If this light sensitivity is undesired, it can be suppressed by means of transistor biasing conditions, the top metal layout, or packaging.

The demonstrated oscillator circuit is not the slowest possible configuration of the presented a-L-C cross-coupled topology, but was specifically designed to achieve application requirements of $f_0 = 15$ Hz from $V_{DD} = 5$ V, low power consumption, and low jitter. By following the design guidelines we have presented, the power consumption and $f_0$ could be even further reduced by sacrificing jitter or increasing the circuit area or both.

V. CONCLUSION

In this work, we have presented and analyzed an active-inductance (aL) capacitance cross-coupled oscillator. Its oscillation frequency can be modulated by illumination in the range from 5 Hz to 31 Hz for darkness to daylight from a 5V power supply, while it consumes between 188 µW and 198 µW. The oscillation frequency also depends on the supply voltage. The minimum supply voltage to start oscillation is 0.47 V. The frequency of oscillation as well as the normalized output voltage scales well for supply voltages above 2 V. The circuit can sustain a supply voltage of up to 6 V. For this voltage range and in the dark, the frequency of oscillation ranges from 109 Hz down to 4 Hz, while it consumes between 2 µW and 332 µW respectively.

The active inductor (aL) sub-circuit has been instrumental to achieve this performance. Previous works mostly target fast oscillation speeds. In contrast to that, we have targeted a slow and stable oscillation at low power consumption in a small circuit area.

![Fig. 14. Histogram of measured cycle-to-cycle jitter $\Delta T_{C2C}$](image)

![Fig. 15. State-of-art comparison of the frequency of oscillation $f_0$ of the oscillator circuits listed in Table 1 versus supply voltage and power consumption. Other MO refers to the IZO and ZnO based metal oxide (MO) technologies.](image)

![Experimental Probability $\max_{DD}$](image)

**References**


Tilo Meister (S’07–M’13) received the Diploma degree in electrical engineering and the Ph.D. (Dr.-Ing.) degree from the Technische Universität Dresden, Dresden, Germany, in 2006 and 2012, respectively.

He is currently a Senior Researcher and the FFlexCom Program Manager with the Chair for Circuit Design and Network Theory, Technische Universität Dresden. His research interests include modeling and circuit design for flexible electronics, Beyond Moore’s technologies, and millimeter-wave IC design in silicon-based technologies.

Gerhard Tröster (SM’93) received the Diploma degree in electrical engineering from the Technical University of Karlsruhe, Karlsruhe, Germany, in 1979, and the Ph.D. degree in the design of analog integrated circuits from the Technical University of Darmstadt, Darmstadt, Germany, in 1984.

He was with Telefunkken (Atmel), Heilbronn, Germany, where he headed various national and international research projects centered on the key components for Integrated Services Digital Network (ISDN) and digital mobile phones. From 1993 to 2018, he was a Full Professor of electronics with the Swiss Federal Institute of Technology (ETH) Zürich, Zürich, Switzerland. His research interests include wearable computing for health care, wireless sensor networks, and smart textiles applying flexible and organic electronics.

Koichi Ishida (S’00–M’06) received the Ph.D degree in electronics engineering from the University of Tokyo, Tokyo, Japan, in 2005. He has been with the Chair for Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany, since 2012.

His research interests include sensors, thin-film electronics, and devices on flexible substrates.

Corrado Carta (S’01–M’06) was born in Cagliari, Italy. He received the master’s degree in electrical engineering from the University of Cagliari, Cagliari, in 2000, and the Ph.D. degree from the Swiss Federal Institute of Technology, Zürich, Switzerland, in 2006.

From 2000 to 2006, he was with the Microwave Electronics Group, ETH Zürich, where his research interests included the silicon-based RFIC design for microwave wireless communications. From 2006 to 2008, he was with the High-Speed Electronics Group, Electrical and Computer Engineering Department, University of California at Santa Barbara, Santa Barbara, CA, USA, where his research interests included the design of silicon-based ICs for very large millimeter-wave phased arrays. In 2008, he joined Sonos, Inc., Santa Barbara, where he led the RF Engineering and Compliance Team and was involved in the development and characterization of the wireless interface of new and existing products. In 2010, he joined the Chair for Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany, where he is currently leading the Millimeter-Wave IC Design Group and the Beyond-Moore Electronics Group.

Stefan Knobelspies received the B.Sc. and M.Sc. degrees in microsystems engineering from the Albert Ludwigs University of Freiburg, Freiburg im Breisgau, Germany, in 2011 and 2015, respectively, and the Ph.D. degree from the Institute for Electronics, ETH Zürich, Zürich, Switzerland, in 2018.

His research interests include sensors, thin-film electronics, and devices on flexible substrates.

Frank Ellinger (S’97–M’01–SM’06) was born in Friedrichshafen, Germany, in 1972. He received the Diploma degree in electrical engineering from the University of Ulm, Ulm, Germany, in 1996, and the M.B.A. and Ph.D. degrees in electrical engineering and Habilitation degree in high-frequency circuit design from ETH Zürich (ETHZ), Zürich, Switzerland, in 2001 and 2004, respectively.

From 2001 to 2006, he was the Head of the RFIC Design Group, Electronics Laboratory, ETHZ, and a Project Leader with the IBM/ETHZ Competence Center for Advanced Silicon Electronics, IBM Research, Rüschlikon, Switzerland. He has been the Coordinator of the RESOLUTION, MIMAX, ADDAPT, and FLEXIBILITY projects funded by the European Union. He coordinates the cluster project FAST with more than 90 partners (most of them from industry) and the Priority Program FFlexCom of the German Research Foundation. Since 2006, he has been a Full Professor and the Head of the Chair for Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany. He has authored or co-authored over 450 refereed scientific papers. He authored Radio Frequency Integrated Circuits and Technologies (Springer, 2008).

Prof. Ellinger has been a member of the Management Board of the German Excellence Cluster Cool Silicon. He was an elected IEEE Microwave Theory and Techniques Society (MTT-S) Distinguished Microwave Lecturer (2009–2011). He was a recipient of several awards including the Vodafone Innovation Award, the Alcatel-Lucent Science Award, the IEEE Outstanding Young Engineer Award, the ETH Medal, the Denzler Award, the Rohde&Schwarz/Agilent/Gerotron EEEf-COM Innovation Award (twice), and the ETHZ Young Ph.D. Award.

Giuseppe Cantarella received the M.Sc degree in electronic engineering from Politecnico of Turin (Italy), Grenoble INP (France) and Ecole Pytechnique Federale de Lausanne (Switzerland) in 2013, and the Ph.D. degree in electrical engineering from Swiss Federal Institute of Technology (ETH) Zurich (Switzerland) in 2018. He is currently a Postdoctoral Fellow at Swiss Federal Institute of Technology (ETH) Zurich (Switzerland) and at the Free University of Bozen (Italy), where he is involved in flexible and stretchable electronics.

Niko Münzenrieder (S’11–M’14) received the Diploma degree in physics from the Technical University Munich, Munich, Germany, in 2008, and the Ph.D. degree in electrical engineering from ETH Zurich, Zurich, Switzerland, in 2013.

He is currently a Senior Lecturer with the University of Sussex, Brighton, U.K., where he is working on flexible and stretchable thin-film electronics.